Xbox 360 fat region-free mod suggestions? (screw online)

Discussion in 'Modding and Hacking - Consoles and Electronics' started by FireAza, Aug 31, 2015.

  1. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Yes J8C1 is the header then each point is .1 .2 .3 etc. just follow trace. Removing the resistor will not improve boot times but any resistance in the cpu_rst line will affect or stop the reset hack. That's why the cpu line needs to be as short as possible or a shielded cable. The original point is on the cpu side of the resistor, so the resistor can stay. Remember to bridge that gap with a little blob of solder if u do remove it. U will need the resistor back on if u return to stock console in the future.

    Edit:

    Careful with too much heat around pll_bypass (A). That can easily blow the cpu protection diode, rendering the cpu dead.
     
    Last edited: Oct 10, 2015
  2. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Okay, the resistor is removed and bridged and I've got the CPU reset cable wired in!
    [​IMG]

    Still not working yet though, as I'm getting a black screen. It's not all negitive though, when I turn the system on my AV receiver detects a HDMI signal coming though and I've also seen the occasional green light on the CR4XL. Where to from here? Was the alternate B point I chose wrong? Should I just solder it to the wire that I used to repair the trace or something?

    I don't recall using too much heat around the A point. I did have a re-solder it to try and clean things up, but this point was pretty coperative, so I didn't need to heat it much.

    *EDIT* Upon closer inspection, it looks like the left side pad for the resister (the side I was trying to solder the reset cable to originally) has lifted. Bloody hell! Well, let's look for somewhere to repair the trace. Any suggestions? I could just do a similar thing as I did before, but there's another trace nearby which might make things a bit trickier...
     
    Last edited: Oct 10, 2015
  3. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Pics please of R8C2 pad. All u need is continuity between cpu _rst line and that trace. This is your last chance for a cpu_rst line on that console. Once u have that working, hook up your orange wire to kiosk point and connect Jrp to cr4 with rater cable and run rater. Then post your rater log.
     
  4. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Here you are.
    [​IMG]

    As you can see, there still a bit of solder in half it. Not sure if this is just stuck solder or if the pad is half-torn or something. Man, the pads in this thing are fragile.
     
  5. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Yep, pads gone. Solder a wire from the good pad to the trace on the bad side and start glitching :)
     
  6. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Okay, it was fiddly, but I repaired the trace!
    [​IMG]

    Multimeter says it checks out. Still doesn't boot though. I have discovered I can make the green light on the CR4XL flicker by touching the jumper with my finger. I've even got it to come on solid green. But nothing appears on screen both with a HDMI and composite cable. Oh, I also noticed a bit of solder had fallen between the power and ground points on the CR4XL, so I removed it.
     
  7. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    The green light should come on once every 5 seconds and the fans should slow down temporarily with each 'pulse'. This is where Rater is useful. Connect your Jrp to your cr4 and run Rater from jrunner. Please cut and paste your Rater log.
     
  8. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    I'm getting a rapid flicker of the green light, not a 5 second pulse. And like I said, I only get the green light when I touch the jumpers on the CR4XL.

    Orange cable? The one on the wire-free install guide that's connected to DB1F1? Wire that to the kiosk point on the CR4XL then connect it to the JRP?
     
  9. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Have u got the post bit jumpers set?
    Make sure u have one of them set. Have u been following official team xecuter guide I linked earlier in this thread?

    The orange wire u are looking at must be from cool shrimps guide. That is just jtag wiring, not sure why he used orange?

    image.jpg

    This is kiosk point.
     
  10. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    I've left the post bit jumpers at default, apparently moving them is more of a fine-tuning thing? Yeah, I've followed that guide down to the end.

    I don't currently have anything wired to K, I'll add that wire and see how it goes!
     
  11. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Okay, I made a discovery: Some dingus at the factory had installed the post bit jumper around the wrong way! It was bridging ACROSS the pins rather than joining two pairs. Correcting this gives me the behavior you mentioned above (green light blinks every few seconds accompanied by the fans spinning down). Still nothing on screen though.

    I've run Rater, which ended up involving further soldering since I'd cut the wrong cable when I was removing the plug for the NAND soldering. Anyway, here's what it had to say:
    Code:
    Phat Selected
    Version: 10
    Power Up
    Waiting for POST to change
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 03 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0B 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 21 - INIT_SECOTP 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 05 
    Post 06 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0B 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 22 - INIT_SECENG 
    Post 23 - INIT_SYSRAM 
    Post 24 - VERIFY_OFFSET_3BL_CC 
    Post 25 - LOCATE_3BL_CC 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 0D 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    Post 20 - CB entry point reached 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 03 
    Post 0C 
    Post 0D 
    Post 07 
    Post 0A 
    Post 06 
    Post 0D 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 07 
    Post 09 
    Post 08 
    Post 09 
    Post 0B 
    Post 0F 
    Post 13 - FSB_CONFIG_TX_STATE 
    Post 18 - FETCH_CONTENTS 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 03 
    Post 07 
    Post 09 
    Post 0E 
    Post 08 
    Post 09 
    Post 0D 
    Post 0F 
    Post 04 
    Post 05 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 05 
    Post 0C 
    Post 0D 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 06 
    Post 08 
    Post 09 
    Post 01 
    Post 01 
    Post 06 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 05 
    Post 0A 
    Post 0C 
    Post 0E 
    Post 01 
    Post 06 
    Post 08 
    Post 01 
    Post 01 
    Post 01 
    Post 01 
    Post 03 
    Post 08 
    Post 01 
    Post 06 
    Post 08 
    Post 01 
    Post 03 
    Post 01 
    Post 01 
    Post 06 
    Post 01 
    Post 01 
    Post 03 
    Post 07 
    Post 0B 
    Post 10 - Payload/1BL started 
    Post 01 
    Post 01 
    Post 0A 
    Post 0C 
    Post 01 
    Post 05 
    Post 0A 
    Post 0C 
    Post 01 
    Post 05 
    Post 0A 
    Post 0C 
    Post 01 
    Post 06 
    Post 08 
    Post 09 
    Post 01 
    Post 03 
    Post 06 
    Post 01 
    Post 05 
    Post 0B 
    Post 10 - Payload/1BL started 
    Post 01 
    Post 06 
    Post 08 
    Post 01 
    Post 03 
    Post 08 
    Post 0A 
    Post 01 
    Post 08 
    Post 09 
    Post 0E 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1B - RC4_DECRYPT 
    Post 20 - CB entry point reached 
    Post 21 - INIT_SECOTP 
    Post 25 - LOCATE_3BL_CC 
    Post 2A - RC4_INITIALIZE_3BL_CC 
    Post 01 
    Post 03 
    Post 08 
    Post 09 
    Post 0E 
    Post 10 - Payload/1BL started 
    Post 01 
    Post 05 
    Post 09 
    Post 0E 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 15 - FETCH_OFFSET 
    Post 1A - RC4_INITIALIZE 
    Post 1C - SHA_COMPUTE 
    Post 1E - BRANCH 
    Post 01 
    Post 03 
    Post 08 
    Post 09 
    Post 0D 
    Post 0C 
    Post 01 
    Post 07 
    Post 08 
    Post 0D 
    Post 07 
    Post 08 
    Post 7F 
    Post 01 
    Post 05 
    Post 0A 
    Post 0C 
    Post 0D 
    Post 01 
    Post 06 
    Post 08 
    Post 01 
    Post 03 
    Post 04 
    Post 05 
    Post 06 
    Post 07 
    Post 08 
    Post 09 
    Post 0A 
    Post 0B 
    Post 0C 
    Post 0D 
    Post 01 
    Post 11 - FSB_CONFIG_PHY_CONTROL 
    Post 12 - FSB_CONFIG_RX_STATE 
    Post 13 - FSB_CONFIG_TX_STATE 
    Post 14 - FSB_CONFIG_TX_CREDITS 
    Post 15 - FETCH_OFFSET 
    Post 16 - FETCH_HEADER 
    Post 17 - VERIFY_HEADER 
    Post 18 - FETCH_CONTENTS 
    Post 19 - HMACSHA_COMPUTE 
    Post 1A - RC4_INITIALIZE 
    Post 1B - RC4_DECRYPT 
    Post 1C - SHA_COMPUTE 
    Post 1D - SIG_VERIFY 
    Post 1E - BRANCH 
    Post 1F 
    TIMEOUT or SMC CORRUPTED - Shutting Down
    Shutdown
    Stopped Mid-Nudge: Resetting................
    
    Also, after I'd left Rater running, the console shut down and gave me three blinking red lights. Uh, is that normal?

    Oh, I also decided to move to the grey wire back to it's normal solder point. Not sure I trusted that alternate point from that YouTube video. Here's what it looks like now:
    [​IMG]
     
    Last edited: Oct 11, 2015
  12. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Always good to check your setup, don't rely on the factory guys. Looks like u are back on track. That post out looks like u are passing the glitch but failing at the jtag part. Double check your jtag qsb soldering and post a picture of jtag with Q2N1. When u got 3 red lights, what was the secondary error code? Always check this when u get red lights whilst glitch modding.
     
  13. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Okay, I've re-flowed the solder on the JTAG QSB. I thought it looked fine, but eh, why not? Also re-flowed the join at Q2N1, it didn't look quite right. Here's what it's looking like:
    [​IMG]
    [​IMG]

    Still getting a black screen though.

    How do I know what the secondary error code would be? All I saw was the three red lights, do they blink in a pattern?
     
  14. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    U won't get xell to show on screen until it successfully boots. Watch your rater log to give u clues. It should post all the way to post79 when successful, at the moment u are failing at post25. Jtag looks good. Try all rjtag dip combos with post bit jumper on 0, then all combos on next post bit etc. have u got 7,8 off for jasper?
     
  15. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    The jumper on the JTAG QSB is set correctly isn't it?

    Which is left and which is right on the postbit jumpers? I've either got mine set to 0 or 10, I can't tell! Nah, I've left the dip switches all at 0 since this is suppose to be the correct setting for a Jasper.
    [​IMG]

    Should I be fiddling with it a bit?
     
  16. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    What happened to your post cable?? :p

    Looks good. Now try dips 1-6 one at a time for each post bit jumper until u get a boot. Good luck.
     
  17. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    Like I said before, I mistook it for the NAND cable since has the same number of wires and colors :p

    Do I flick the switches while the console is trying to boot or am I suppose to power off each time?
     
  18. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Do it all from rater at this point, so stop the Rater, change setting, start rater. I would let it cycle 10 times for each setting. It's a good thing u bought the Jrp, it's very hard to troubleshoot without access to the post log.

    Your gonna be an expert by the end of this mod ;)
     
  19. FireAza

    FireAza Shake! Shake!

    Joined:
    May 31, 2012
    Messages:
    2,003
    Likes Received:
    26
    No kidding :/ How do you know all this anyway? Are you some kinda engineer?

    When you say "one at a time" do you mean say, flick 1 to on, if no improvement, flick 1 back to off then flick 2 to on? Or should 1 be left at on?
     
  20. Taijigamer2

    Taijigamer2 Gutsy Member

    Joined:
    Jun 29, 2015
    Messages:
    494
    Likes Received:
    192
    Haha, no I'm just a hobbyist who somehow ended up specialising in xboxs. I'm a VIP member of the Team Xecuter forums and had the opportunity to review the CR4 when it was first released. I've been jtagging since 2011 so I've managed to make all my mistakes in that time.

    Yes, try each dip one at a time. Should be 18 combinations. 6 dips x 3 post bit jumpers.
     

Share This Page